![]() When a gate-level simulation is run to simulate their interaction, it looks as follows in Modelsim: Optimally I'd like to not have to add these so I can find problems happening between modules. As of now I'm having to manually add extra output ports for debugging, which is annoying and requires me to modify everything.Īs you can see, the two signals running between the output of the RX_UART VHDL module and the RX_Data_Controller VHDL module have two output pins declared "DB_DATA_PARALLEL" and "DB_DATA_VALID". The Question: When running a testbench/simulation for the hierarchy as a whole, I'd like to be able to view the signal connections between modules and even more ideal the internal signals of each module to debug. I can run testbenches for individual modules or for the hierarchy as a whole. I realize the "pro" way is to structures/hierarchies in VHDL directly so it's more portable, but I'd rather shoot myself in the face than have to do that. ![]() ![]() I'm writing individual VHDL modules then linking them together in the Quartus Prime schematic editor. Quartus exports to Modelsim for the simulation. I'm using Quartus Prime software from Altera to do an FPGA design in VHDL. This question is rather specific which makes it rather hard to answer.
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |